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Simon Pickering 
The on-going evolution of information technology is ensuring growing interest in indium phosphide (InP) 
electronics. The latest developments in this area were aired at the ‘Eleventh International Conference on 
lndium Phosphide and Related Materials (IPRM’99)’ held in Davos, Switzerland, from 16-20 May. The confer- 
ence featured close to 150 presentations covering the full range of topics from bulk crystal technology to 
integrated optoelectronics. 
T 
he battle over integration op- 
tions that is emerging as InP 
looks for applications in ar- 
eas such as wavelength-division 
multiplexed (WDM) transmission 
was the subject of the plenary pre- 
sentation from Tom Koch of Lucent 
Technologies’ Bell Laboratories 
(Holmdel, NJ, USA). Koch says the 
increased functionality demanded 
from InP optoelectronics can be 
addressed using both hybrid and 
monolithic integration technolo- 
gies and determining the most cost 
effective solution will depend a 
great deal on the application. “The 
advantages of separately optimized 
components, separately tested and 
yielded components and the cost 
of processed real estate on InP 
wafers suggests that hybrid integra- 
tion is a powerful solution,” Koch 
says. “However, hybrid integration 
technologies themselves are not 
fully matured, and as the sophisti- 
cation and depth of understanding 
of the underlying InP process tech- 
nology continues to mature, mono- 
lithic integration can easily 
displace the hybrid solution with 
lower cost.” 
Koch says the choice between 
the two options will change over 
time as researchers develop a 
deeper understanding of epitaxial 
growth and processing and with 
the advent of larger-scale, higher- 
volume wafer production capabili- 
ty. “‘An interesting aspect of this 
technological evolution relates to 
the applications being addressed 
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by InP photonics,” he says. “Most 
current systems employ these opto 
electronic components at extreme- 
ly highly leveraged points in the 
optical network. These are points 
where tremendous capacity has 
been aggregated from many 
customers, and hence the willing- 
ness to pay for even small 
incremental performance improve- 
ments is very high. These forces 
lead to continually more stringent 
specifications with resultant high 
testing and yield costs, often work- 
ing against a cost-reduced integrat- 
ed solution with even minor 
penalties ln performance.” Koch 
believes that the increasing capaci- 
ty needs of customers, together 
with the deployment of higher 
functionality optoelectronics to- 
wards the periphery of the net- 
work, will begin to change this 
situation. Together with the con- 
tinued maturation of InP process 
technology, he says this will pro- 
vide a very healthy market for 
increasingly sophisticated mono- 
lithic integration. 
Towards terabit/sec 
Dr Osamu Wada gave an overview 
of the contribution that InP-based 
semiconductors are making to the 
efforts of Japan’s Femtosecond 
Technology Research Association 
(FESTA) to develop ultrafast opto- 
electronic devices. FESTA was 
formed by a consortium of 11 
Japanese companies in late 1995 
under the auspices of NED0 (New 
Energy and Industrial Technology 
Development Organization) for ex- 
ecuting the MITI/ AIST programrne 
on ‘Femtosecond Technology 
Project’. It is seeking to develop 
optoelectronic devices to enable 
network throughputs in the l-10 
Tb.sl range. Among the key de- 
vices needed to develop terabit 
per second telecommunications 
are femtosecond light sources and 
all-optical switches that operate in 
the time, space and wavelength di- 
visions. 
Compact ultrafast lasers are 
necessary as light sources not only 
to generate data and clock signals, 
but also to control pulses to drive 
other all-optical devices. FESTA is 
developing InGaAsP/InP monolith- 
ic mode-locked lasers for this ap- 
plication. In combination with an 
external Bbre compressor, 500 fs 
pulses have been generated. A nov- 
el technique of multiplication of 
pulse repetition frequency up to 
approximately 200 GHz has been 
developed by using an external sin- 
gle-mode fibre. A novel pulse com- 
pressor based on a coupled- 
semiconductor waveguide struc- 
ture exhibiting a giant group veloc- 
ity dispersion (GVD) has been 
proposed and pulse compression 
from 2 ps down to 510 fs has been 
shown. 
FESTA is also investigating ultra- 
fast all-optical switches by a num- 
ber of different approaches 
including the development of new 
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device structures, the application 
of novel materials with ultrafast 
relaxation and the use of novel 
ultrafast phenomena in semi- 
conductors. In terms of the former, 
a symmetric Mach-Zehnder (SMZ) 
device has been developed which 
showed a switching time as fast as 
800 fs. More recently, a polariza- 
tion-discriminating SMZ (PD-SMZ) 
all-optical switch has been devel- 
oped consisting of an InGaAsP 
non-linear waveguide, birefringent 
crystals and a polarizer. This has 
shown ultrafast switching with a 
switching time of 200 fs, as well as 
basic demultiplexing operation. 
While these device developments 
are encouraging,Wada says the use 
of ultrafast relaxation phenomena 
in semiconductors may drastically 
simplify the structure of all-optical 
switches. One such example is the 
use of electron spin in semicon- 
ductor quantum wells (QW), with 
recent advance . 
;nGaAs/InP multiple Qr:zQG 
at a wavelength of 1.55 urn indicat- 
ing a gating time as short as 880 fs. 
Work is also progressing to make 
use of intersubband transitions (IS- 
BT) in MQWs, such as InGaAs/ 
AlAsSb grown on InP substrates, 
for all-optical switching. Inter- 
subband transition is by no means 
limited by the carrier recombina- 
tion time, so that ultra-high repeti- 
tion operation can be realized. 
Transferred substrates 
The efforts of the University of 
California, Santa Barbara (UCSB) in 
developing transferred-substrate 
HBTs were the subject of papers 
by both Dr Mark Rodwell and 
Quninghung (Michelle) Lee, with 
the latter winning the Best Student 
Paper award at the conference for 
her efforts.These devices are modi- 
fied HBTs whose power gain cut- 
off frequencies increase rapidly 
with submicron scaling. They are 
being developed for applications 
in RF/microwave analogdigital 
conversion, microwave direct digi- 
tal frequency synthesis and fibre 
optic transmission in the 40-120 emitter contacts, and 
Gbit.s’ range. 0.1 urn and below. 
In the process (Figure 1) a sub- 
strate transfer step permits two- 
side processing of the device 
Wafer bonding 
scaling to 
epitaxial layers, allowing definition 
of a transistor with narrow and 
aligned emitter-base and collector- 
base junctions. 
The UCSB team reported on 
AlInAs/GaInAs devices fabricated 
at 0.4 urn emitter widths and 0.4 
urn collector widths with an f,,, 
of 820 GHz. This represents more 
than a 2.5: 1 advantage over previ- 
ously-reported HBTs, and is a 
record cutoff frequency for a 3-ter- 
minal device.The group is continu- 
ing to improve the transistor 
bandwidth, with the goal of pro- 
ducing a device with cutoff fre- 
quencies well into the THz range, 
and useful gain at sub-mm-wave 
frequencies.To this end, it is pursu- 
ing improved base Ohmic con- 
tacts, base extrinsic regrowth, 
heavy (carbon) base doping, InAs 
The possibilities of using wafer 
bonding with InP and other com- 
pound semiconductors was a sub- 
ject that attracted a number of 
papers at Davos. Professor Ulrich 
Gosele of the Max Planck Institute 
of Microstructure Physics (Halle, 
Germany) outlined the basics of 
the process. This involves bringing 
two atomically smooth and clean 
surfaces into intimate contact 
where they adhere to each other 
via intermolecular forces such as 
van der Waals forces or hydrogen 
bonding.Temperature treatment or 
the introduction of monolayers of 
appropriate molecules into the in- 
terlayer can be used to increase the 
bonding strength to comparable 
levels to that of chemical bonds. 
Frequently, Gosele says, one of 
the wafers in a bonded wafer pair 
1) Normal emitter, base processes. 2) Coat with BCB polymer. 
Deposit silicon nitride insulator. Etch vias. 
3) Electroplate with Au/Ni/Cu. 
Wax to carrier substrate. 4) Invert wafer. 
Remove InP substrate. 
Deposit collector. 
Demount from wax. 
Figure 1. Transferred-substrate HBT process flow. (Source: Rodwell, UCSS). 
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has to be thinned down to a submi- 
cron layer thickness and a thick- 
ness variation in the range of 10 
nm. He says the hydrogen-implanta- 
tion induced delamination method 
(‘smart cut’), pioneered at LET1 
(Grenoble, France), is an elegant 
method to do this and is being fur- 
ther developed (‘smarter cut’).The 
method can be used for both 
Group IV (Si, Ge, diamond, Sic) and 
III-V semiconductors. Gosele also 
outlined a process by which high 
quality single crystalline 3inch InP 
thin layers were transferred onto 
oxidized Si substrates at 150°C by 
wafer bonding and layer splitting 
from InP wafers which were co-im- 
planted by B and H ions.These InP 
layers may in principle be used to 
grow epitaxially InP-based laser 
structures on a silicon substrate. 
Bell Laboratories researchers 
outlined a similar endeavour that 
has been used to produce record 
low dark current Si/InGaAs pin de- 
tectors. BE Levine and colleagues 
used a new method of wafer bond- 
ing, which they say significantly re- 
duces the thermal expansion 
mismatch stress. It involves the re- 
moval of the InP substrate before 
any high temperature annealing, 
which allows elastic accommoda- 
tion of the thin device layers and, 
as a result, an improved Si/InGaAs 
interface. Detectors of 20 urn diam- 
eter were fabricated using stan- 
dard planar Zn diffusion. The 
reverse dark current was measured 
from Vb= 0 to 10 V and achieved a 
record low value of 180 pA at 
V,,= 10 V indicating the excellent 
quality of the interface. 
Crystal concerns 
Crystal growth presentations at 
IPRM concentrated mainly on the 
production of high quality kinch 
wafers and Fe doping. 
Tohiaki Asahi of Japan Energy 
(Saitama, Japan) reported on the 
successful growth of twin-free 80 
mm, 4-inch diameter semi-insulat- 
ing (SI) clOO> InP single crystals 
using vertical gradient freezing 
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Figure 2. Schematic cross-section of the apparatus for submerged heater vertical gradient 
freeze growth. (Source: US Air Force Research Lab). 
(VGF). Crucial to the success was 
the computer simulation of the gas 
flow in the growth furnace that en- 
abled Japan Energy to improve the 
hot-zone and thereby reduce tem- 
perature fluctuations near the seed 
crystal from kO.3 to *0.03”C.The 
company has also developed a 
new Fe doping method in which 
the InP wafers are annealed under 
a volatile FeP, atmosphere. 
Another approach to reducing 
the difficulties associated with the 
VGF production of InP wafers was 
outlined by G.W Iseler from the US 
Air Force Research Laboratory 
(Hanscorn, MA).The Air Force team 
has developed a modified VGF 
process that has an additional 
heater (Figure 2). This submerged 
heater, which tits closely into the 
growth ampoule, effectively iso- 
lates two melt zones during 
growth to provide a constant dop- 
ing concentration or alloy compo- 
sition in the lower one and, 
therefore, also in the crystal. Since 
the submerged heater also reduces 
melt convection, twinning frequen- 
cy is also reduced. The Hanscom 
team has demonstrated the 
method with InP and In,,Ga,P al- 
loy crystals 64 mm in diameter. 
Next year, IPRM returns to the 
USA with the conference sched- 
uled for 14-18 May in Williamsburg, 
VA. The current pace of develop- 
ment suggests that there will be 
plenty of success stories to report 
on at that meeting. 
